

# MIC24053

### 12V, 9A High-Efficiency Buck Regulator

#### SuperSwitcher II™

## **General Description**

The Micrel MIC24053 is a constant-frequency, synchronous buck regulator featuring a unique adaptive on-time control architecture. The MIC24053 operates over an input supply range of 4.5V to 19V and provides a regulated output of up to 9A of output current. The output voltage is adjustable down to 0.8V with a guaranteed accuracy of  $\pm$ 1%, and the device operates at a switching frequency of 600kHz.

Micrel's Hyper Speed Control<sup>TM</sup> architecture allows for ultrafast transient response while reducing the output capacitance and also makes (High V<sub>IN</sub>)/(Low V<sub>OUT</sub>) operation possible. This adaptive t<sub>ON</sub> ripple control architecture combines the advantages of fixed-frequency operation and fast transient response in a single device.

The MIC24053 offers a full suite of features to ensure protection of the IC during fault conditions. These include undervoltage lockout to ensure proper operation under power-sag conditions, internal soft-start to reduce inrush current, foldback current limit, "hiccup mode" short-circuit protection, and thermal shutdown. An open-drain Power Good (PG) pin is provided.

The 9A Hyper Light  ${\sf Load}^{\it @}$  part, MIC24054, is also available on Micrel's web site.


All support documentation is available on Micrel's web site at: <u>www.micrel.com</u>.

#### Features

- Hyper Speed Control architecture enables
  - High Delta V operation ( $V_{IN} = 19V$  and  $V_{OUT} = 0.8V$ )
  - Small output capacitance
- 4.5V to 19V voltage input
- 9A output current capability, up to 95% efficiency
- Adjustable output from 0.8V to 5.5V
- ±1% feedback accuracy
- Any Capacitor™ stable-zero-to-high ESR
- 600kHz switching frequency
- No external compensation
- Power Good (PG) output
- Foldback current-limit and "hiccup mode" short-circuit protection
- Supports safe startup into a pre-biased load
- –40°C to +125°C junction temperature range
- Available in 28-pin 5mm × 6mm QFN package

### **Applications**

- Servers, workstations
- · Routers, switches, and telecom equipment
- Base stations



Hyper Speed Control, SuperSwitcher II, and Any Capacitor are trademarks of Micrel, Inc.

Hyper Light Load is a registered trademark of Micrel, Inc.


Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

OUTPUT CURRENT (A)

## **Ordering Information**

Part Number	Switching Frequency	Voltage	Package	Junction Temperature Range	Lead Finish
MIC24053YJL	600kHz	Adjustable	28-Pin 5mm $\times$ 6mm QFN	–40°C to +125°C	Pb-Free

# **Pin Configuration**



28-Pin 5mm × 6mm QFN (JL) (Top View)

## **Pin Description**

Pin Number	Pin Name	Pin Function
1	PVDD	5V Internal Linear Regulator output. PVDD supply is the power MOSFET gate drive supply voltage created by internal LDO from VIN. When VIN < +5.5V, PVDD should be tied to PVIN pins. A 2.2 $\mu$ F ceramic capacitor from the PVDD pin to PGND (pin 2) must be placed next to the IC.
2, 5, 6, 7, 8, 21	PGND	Power Ground. PGND is the ground path for the MIC24053 buck converter power stage. The PGND pins connect to the low-side N-Channel internal MOSFET gate drive supply ground, the sources of the MOSFETs, the negative terminals of input capacitors, and the negative terminals of output capacitors. The loop for the power ground should be as small as possible and separate from the Signal ground (SGND) loop.
3	NC	No Connect.
4, 9, 10, 11, 12	SW	Switch Node output. Internal connection for the high-side MOSFET source and low-side MOSFET drain. Because of the high-speed switching on this pin, the SW pin should be routed away from sensitive nodes.
13, 14, 15, 16, 17, 18, 19	PVIN	High-Side N-internal MOSFET Drain Connection input. The PVIN operating voltage range is from 4.5V to 19V. Input capacitors between the PVIN pins and the power ground (PGND) are required; keep the connection short.
20	BST	Boost output. Bootstrapped voltage to the high-side N-channel MOSFET driver. A Schottky diode is connected between the PVDD pin and the BST pin. A boost capacitor of $0.1\mu$ F is connected between the BST pin and the SW pin. Adding a small resistor at the BST pin can slow down the turn-on time of high-side N-Channel MOSFETs.

# Pin Description (Continued)

Pin Number	Pin Name	Pin Function
22	CS	Current Sense input. The CS pin senses current by monitoring the voltage across the low-side MOSFET during the OFF-time. Current sensing is necessary for short circuit protection. To sense the current accurately, connect the low-side MOSFET drain to SW using a Kelvin connection. The CS pin is also the high-side MOSFET's output driver return.
23	SGND	Signal ground. SGND must be connected directly to the ground planes. Do not route the SGND pin to the PGND Pad on the top layer; see PCB Layout Recommendations for details.
24	FB	Feedback input. Input to the transconductance amplifier of the control loop. The FB pin is regulated to 0.8V. A resistor divider connecting the feedback to the output is used to adjust the desired output voltage.
25	PG	Power Good output. Open-drain output. The PG pin is externally tied with a resistor to VDD. A high output is asserted when $V_{OUT} > 92\%$ of nominal.
26	EN	Enable input. A logic level control of the output. The EN pin is CMOS-compatible. Logic high = enable, logic low = shutdown. In the off state, the device's supply current is greatly reduced (typically $5\mu$ A). Do not leave the EN pin floating.
27	VIN	Power Supply Voltage input. Requires bypass capacitor to SGND.
28	VDD	5V Internal Linear Regulator output. VDD supply is the power MOSFET gate drive supply voltage and the supply bus for the IC. VDD is created by internal LDO from V <sub>IN</sub> . When V <sub>IN</sub> < +5.5V, tie VDD to PVIN pins. A 1µF ceramic capacitor from the VDD pin to SGND pins must be placed next to the IC.

# Absolute Maximum Ratings<sup>(1)</sup>

PVIN to PGND	0.3V to +29V
VIN to PGND	–0.3V to PVIN
PVDD, VDD to PGND	–0.3V to +6V
V <sub>SW</sub> , V <sub>CS</sub> to PGND	0.3V to (PVIN +0.3V)
$V_{BST}$ to $V_{SW}$	–0.3V to 6V
V <sub>BST</sub> to PGND	–0.3V to 35V
V <sub>FB</sub> , V <sub>PG</sub> to PGND	
V <sub>EN</sub> to PGND	–0.3V to (VIN +0.3V)
PGND to SGND	–0.3V to +0.3V
Junction Temperature	+150°C
Storage Temperature (T <sub>S</sub> )	–65°C to +150°C
Lead Temperature (soldering, 10s).	
ESD Rating <sup>(2)</sup>	ESD Sensitive

# **Operating Ratings**<sup>(3)</sup>

Supply Voltage (PVIN, VIN)	4.5V to 19V
PVDD, VDD Supply Voltage (PVDD, VDI	D) 4.5V to 5.5V
Enable Input (V <sub>EN</sub> )	
Junction Temperature (T <sub>J</sub> )	40°C to +125°C
Maximum Power Dissipation Package Thermal Resistance <sup>(4)</sup>	Note 4
Package Thermal Resistance <sup>(4)</sup>	
5mm x 6mm QFN-28 ( $\theta_{JA}$ )	28°C/W

# Electrical Characteristics<sup>(5)</sup>

 $PVIN = VIN = V_{EN} = 12V, V_{BST} - V_{SW} = 5V; T_A = 25^{\circ}C, \text{ unless noted. Bold values indicate } -40^{\circ}C \leq T_J \leq +125^{\circ}C.$ 

Parameter	Condition	Min.	Тур.	Max.	Units
Power Supply Input	•		•	•	
Input Voltage Range (VIN, PVIN)		4.5		19	V
Quiescent Supply Current	V <sub>FB</sub> = 1.5V (non-switching)		730	1500	μA
Shutdown Supply Current	$V_{EN} = 0V$		5	10	μA
VDD Supply Voltage	· ·	·	•		
VDD Output Voltage	$VIN = 7V$ to 19V, $I_{DD} = 40mA$	4.8	5	5.4	V
VDD UVLO Threshold	VDD Rising	3.7	4.2	4.5	V
VDD UVLO Hysteresis			400		mV
Dropout Voltage (VIN – VDD)	$I_{DD} = 25 \text{mA}$		380	600	mV
DC-DC Controller	· ·	·	•		
Output-Voltage Adjust Range (V <sub>OUT</sub> )		0.8		5.5	V
Reference	•		•	•	
Feedback Reference Voltage	$0^{\circ}C \le T_{J} \le 85^{\circ}C \ (\pm 1.0\%)$	0.792	0.8	0.808	V
reeuback Reference vollage	$-40^{\circ}C \le T_J \le 125^{\circ}C \ (\pm 1.5\%)$	0.788	0.8	0.812	
Load Regulation	I <sub>OUT</sub> = 0A to 9A (Continuous Mode)		0.25		%
Line Regulation	VIN = 4.5V to 19V		0.25		%
FB Bias Current	$V_{FB} = 0.8V$		50		nA
Enable Control	· ·	·	•		
EN Logic Level High		1.8			V
EN Logic Level Low				0.6	V
EN Bias Current	V <sub>EN</sub> = 12V		6	30	μA
Oscillator					
Switching Frequency <sup>(6)</sup>	V <sub>OUT</sub> = 2.5V	450	600	750	kHz
Maximum Duty Cycle <sup>(7)</sup>	V <sub>FB</sub> = 0V		82		%
Minimum Duty Cycle	V <sub>FB</sub> = 1.0V		0		%
Minimum Off-Time			300		ns

# Electrical Characteristics<sup>(5)</sup> (Continued)

 $PVIN = VIN = V_{EN} = 12V, V_{BST} - V_{SW} = 5V; T_A = 25^{\circ}C, unless noted. \text{ Bold values indicate } -40^{\circ}C \le T_J \le +125^{\circ}C.$ 

Parameter	Condition	Min.	Тур.	Max.	Units
Soft-Start				•	
Soft-Start Time			3		ms
Short-Circuit Protection					
Peak Inductor Current-Limit Threshold	$V_{FB} = 0.8V, T_J = 25^{\circ}C$	12.5	14	20	А
	V <sub>FB</sub> = 0.8V, T <sub>J</sub> = 125°C	11.25	14	20	А
Short-Circuit Current	$V_{FB} = 0V$		8		Α
Internal FETs	·				·
Top-MOSFET R <sub>DS (ON)</sub>	I <sub>SW</sub> = 3A		27		mΩ
Bottom-MOSFET R <sub>DS (ON)</sub>	I <sub>SW</sub> = 3A		10.5		mΩ
SW Leakage Current	$V_{EN} = 0V$			60	μA
V <sub>IN</sub> Leakage Current	$V_{EN} = 0V$			25	μA
Power Good (PG)					
PG Threshold Voltage	Sweep V <sub>FB</sub> from Low to High	85	92	95	%V <sub>OUT</sub>
PG Hysteresis	Sweep $V_{FB}$ from High to Low		5.5		%V <sub>OUT</sub>
PG Delay Time	Sweep $V_{FB}$ from Low to High		100		μs
PG Low Voltage	Sweep $V_{FB} < 0.9 \ \times V_{NOM}, \ I_{PG}$ = 1mA		70	200	mV
Thermal Protection					
Overtemperature Shutdown	T <sub>J</sub> Rising		160		°C
Overtemperature Shutdown Hysteresis			15		°C

Notes:

1. Exceeding the absolute maximum rating can damage the device.

2. Devices are ESD sensitive. Handling precautions are recommended. Human body model,  $1.5k\Omega$  in series with 100pF.

3. The device is not guaranteed to function outside its operating range.


PD<sub>(MAX)</sub> = (T<sub>J(MAX)</sub> - T<sub>A</sub>)/θ<sub>JA</sub>, where θ<sub>JA</sub> depends on the printed circuit layout. A 5in<sup>2</sup>, 4-layer, 0.62", FR-4 PCB with 2oz finish copper weight per layer is used for the θ<sub>JA</sub>.

5. Specification for packaged product only.


6. Measured in test mode.

7. The maximum duty-cycle is limited by the fixed mandatory off-time ( $t_{\text{OFF}}$ ) of typically 300ns.


## **Typical Characteristics**



## **Typical Characteristics (Continued)**




## **Typical Characteristics (Continued)**




**Die Temperature\*** : The temperature measurement was taken at the hottest point on the MIC24053 case mounted on a 5in<sup>2</sup>, 4 layer, 0.62", FR-4 PCB with 2oz finish copper weight per layer; see the Thermal Measurements section. Actual results depend on the size of the PCB, ambient temperature, and proximity to other heat-emitting components.


## **Typical Characteristics (Continued)**




**Die Temperature\*** : The temperature measurement was taken at the hottest point on the MIC24053 case mounted on a 5in<sup>2</sup>, 4 layer, 0.62", FR-4 PCB with 2oz finish copper weight per layer; see the Thermal Measurements section. Actual results depend on the size of the PCB, ambient temperature, and proximity to other heat-emitting components.









## **Functional Characteristics (Continued)**

## **Functional Diagram**




Figure 1. MIC24053 Block Diagram

## **Functional Description**

The MIC24053 is an adaptive ON-time synchronous step-down DC/DC regulator with an internal 5V linear regulator and a Power Good (PG) output. It is designed to operate over a wide input-voltage range, from 4.5V to 19V, and provides a regulated output voltage at up to 9A of output current. It uses an adaptive ON-time control scheme to get a constant switching frequency and to simplify the control compensation. Overcurrent protection is implemented without using an external sense resistor. The device includes an internal soft-start function, which reduces the power supply input surge current at start-up by controlling the output voltage rise time.

#### Theory of Operation

The MIC24053 operates in a continuous mode, as shown in Figure 1.

#### **Continuous Mode**

In continuous mode, the MIC24053 feedback pin (FB) senses the output voltage through the voltage divider (R1 and R2), and compares it to a 0.8V reference voltage ( $V_{REF}$ ) at the error comparator through a low-gain transconductance ( $g_m$ ) amplifier. If the feedback voltage decreases and the output of the  $g_m$  amplifier is below 0.8V, the error comparator triggers the control logic and generates an ON-time period. The ON-time period length is predetermined by the "FIXED  $t_{ON}$  ESTIMATION" circuitry:

$$t_{ON(estimated)} = \frac{V_{OUT}}{V_{IN} \times 600 kHz}$$
 Eq. 1

where  $V_{\text{OUT}}$  is the output voltage and  $V_{\text{IN}}$  is the power stage input voltage.

At the end of the ON-time period, the internal high-side driver turns off the high-side MOSFET and the low-side driver turns on the low-side MOSFET. In most cases, the OFF-time period length depends on the feedback voltage. When the feedback voltage decreases and the output of the  $g_m$  amplifier is below 0.8V, the ON-time period is triggered and the OFF-time period ends. If the OFF-time period determined by the feedback voltage is less than the minimum OFF-time ( $t_{OFF(min)}$ ), which is about 300ns, the MIC24053 control logic applies the  $t_{OFF(min)}$  instead.  $t_{OFF(min)}$  is required to maintain enough energy in the boost capacitor ( $C_{BST}$ ) to drive the high-side MOSFET.

The maximum duty cycle is obtained from the 300ns  $t_{\mbox{\scriptsize OFF}(\mbox{min})}$ :

$$D_{max} = \frac{t_{S} - t_{OFF(min)}}{t_{S}} = 1 - \frac{300ns}{t_{S}}$$
 Eq. 2


where  $t_s = 1/600 \text{kHz} = 1.66 \mu s$ .

Micrel does not recommend using the MIC24053 with an OFF-time close to  $t_{OFF(min)}$  during steady-state operation. Also, as  $V_{OUT}$  increases, the internal ripple injection increases and reduces the line regulation performance. Therefore, the maximum output voltage of the MIC24053 should be limited to 5.5V and the maximum external ripple injection should be limited to 200mV. Please refer to the Setting Output Voltage subsection in Application Information for more details.

The actual ON-time and resulting switching frequency vary with the part-to-part variation in the rise and fall times of the internal MOSFETs, the output load current, and variations in the  $V_{DD}$  voltage. Also, the minimum  $t_{ON}$  results in a lower switching frequency in high  $V_{IN}$  to  $V_{OUT}$  applications, such as 18V to 1.0V. The minimum  $t_{ON}$  measured on the MIC24053 evaluation board is about 100ns. During load transients, the switching frequency is changed due to the varying OFF-time.

To illustrate the control loop operation, we will analyze both the steady-state and load transient scenarios.

Figure 2 shows the MIC24053 control-loop timing during steady-state operation. During steady-state, the  $g_m$  amplifier senses the feedback voltage ripple to trigger the ON-time period. The feedback voltage ripple is proportional to the output voltage ripple and the inductor current ripple. The ON-time is predetermined by the  $t_{ON}$  estimator. The termination of the OFF-time is controlled by the feedback voltage. At the valley of the feedback voltage ripple, which occurs when  $V_{FB}$  falls below  $V_{REF}$ , the OFF period ends and the next ON-time period is triggered through the control logic circuitry.



Estimated ON-Time

Figure 2. MIC24053 Control Loop Timing

Figure 3 shows the operation of the MIC24053 during a load transient. The output voltage drops due to the sudden load increase, which causes the  $V_{FB}$  to be less than  $V_{REF}$ . This causes the error comparator to trigger an ON-time period. At the end of the ON-time period, a minimum OFF-time ( $t_{OFF(min)}$ ) is generated to charge  $C_{BST}$  because the feedback voltage is still below  $V_{REF}$ . Then, the next ON-time period is triggered because of the low feedback voltage. Therefore, the switching frequency changes during the load transient, but returns to the nominal fixed frequency after the output has stabilized at the new load current level. Because of the varying duty cycle and switching frequency, the output recovery time is fast and the output voltage deviation is small in the MIC24053 converter.




Figure 3. MIC24053 Load Transient Response

Unlike true current-mode control, the MIC24053 uses the output voltage ripple to trigger an ON-time period. The output voltage ripple is proportional to the inductor current ripple if the ESR of the output capacitor is large enough. The MIC24053 control loop has the advantage of eliminating the need for slope compensation.

To meet the stability requirements, the MIC24053 feedback voltage ripple should be in phase with the inductor current ripple and large enough to be sensed by the  $g_m$  amplifier and the error comparator. The recommended feedback voltage ripple is 20mV~100mV. If a low-ESR output capacitor is selected, then the feedback voltage ripple may be too small to be sensed by the  $g_m$  amplifier and the error comparator. Also, the output voltage ripple and the feedback voltage ripple are not necessarily in phase with the inductor current ripple if the ESR of the output capacitor is very low. In these cases, ripple injection is required to ensure proper operation. Please refer to the Ripple Injection subsection in Application Information for more details about the ripple injection technique.

#### **VDD Regulator**

The MIC24053 provides a 5V regulated output for input voltage VIN ranging from 5.5V to 19V. When VIN < 5.5V, tie  $V_{DD}$  to the PVIN pins to bypass the internal linear regulator.


#### Soft-Start

Soft-start reduces the power supply input surge current at start-up by controlling the output voltage rise time. The input surge appears while the output capacitor is charged up. A slower output rise time draws a lower input surge current.

The MIC24053 implements an internal digital soft-start by making the 0.8V reference voltage ( $V_{REF}$ ) ramp from 0 to 100% in about 3ms with 9.7mV steps. Therefore, the output voltage is controlled to increase slowly by a staircase  $V_{FB}$  ramp. After the soft-start cycle ends, the related circuitry is disabled to reduce current consumption.  $V_{DD}$  must be powered up at the same time or after  $V_{IN}$  to make the soft-start function correctly.

#### **Current Limit**

The MIC24053 uses the  $R_{DS(ON)}$  of the internal low-side power MOSFET to sense overcurrent conditions. This method reduces cost, board space, and power losses taken by a discrete current sense resistor. The low-side MOSFET is used because it displays much lower parasitic oscillations during switching than the high-side MOSFET. In each switching cycle of the MIC24053 converter, the inductor current is sensed by monitoring the low-side MOSFET in the OFF period. If the peak inductor current is greater than 14A, the MIC24053 turns off the high-side MOSFET and a soft-start sequence is triggered. This mode of operation is called "hiccup mode." Its purpose is to protect the downstream load in case of a hard short. The load current-limit threshold has a foldback characteristic related to the feedback voltage as shown in Figure 4.



#### Figure 4. MIC24053 Current-Limit Foldback Characteristic

#### Power Good (PG)

The Power Good (PG) pin is an open-drain output that indicates logic high when the output is nominally 92% of its steady-state voltage. A pull-up resistor of more than  $10k\Omega$  should be connected from PG to VDD.

#### **MOSFET Gate Drive**

The Block Diagram (Figure 1) shows a bootstrap circuit consisting of D1 (a Schottky diode is recommended) and C<sub>BST</sub>. This circuit supplies energy to the high-side drive circuit. Capacitor C<sub>BST</sub> is charged, while the low-side MOSFET is on, and the voltage on the SW pin is approximately 0V. When the high-side MOSFET driver is turned on, energy from C<sub>BST</sub> is used to turn the MOSFET on. As the high-side MOSFET turns on, the voltage on the SW pin increases to approximately V<sub>IN</sub>. Diode D1 is reverse biased and C<sub>BST</sub> floats high while continuing to keep the high-side MOSFET on. The bias current of the high-side driver is less than 10mA, so a 0.1µF to 1µF capacitor is sufficient to hold the gate voltage with minimal droop for the power stroke (high-side switching) cycle; that is,  $\Delta BST = 10mA \times 1.67 \mu s/0.1 \mu F = 167 mV$ . When the low-side MOSFET is turned back on, C<sub>BST</sub> is recharged through D1. A small resistor (R<sub>G</sub>), which is in series with C<sub>BST</sub>, can be used to slow down the turn-on time of the high-side N-channel MOSFET.

The drive voltage is derived from the V<sub>DD</sub> supply voltage. The nominal low-side gate drive voltage is V<sub>DD</sub> and the nominal high-side gate drive voltage is approximately V<sub>DD</sub> – V<sub>DIODE</sub>, where V<sub>DIODE</sub> is the voltage drop across D1. An approximate 30ns delay between the high-side and low-side driver transitions is used to prevent current from simultaneously flowing unimpeded through both MOSFETs.

## **Application Information**

#### Inductor Selection

Selecting the output inductor requires values for inductance, peak, and RMS currents. The input and output voltages and the inductance value determine the peak-to-peak inductor ripple current. Generally, higher inductance values are used with higher input voltages. Larger peak-to-peak ripple currents increase the power dissipation in the inductor and MOSFETs. Larger output ripple currents also require more output capacitance to smooth out the larger ripple current. Smaller peak-topeak ripple currents require a larger inductance value and therefore a larger and more expensive inductor. A good compromise between size, loss, and cost is to set the inductor ripple current. The inductance value is calculated by Equation 3:

$$L = \frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{V_{IN(max)} \times f_{sw} \times 20\% \times I_{OUT(max)}}$$
 Eq. 3

where:

$$\begin{split} f_{SW} &= \text{switching frequency, } 600\text{kHz} \\ 20\% &= \text{ratio of AC ripple current to DC output current} \\ V_{\text{IN}(\text{max})} &= \text{maximum power stage input voltage} \end{split}$$

The peak-to-peak inductor current ripple is:

$$\Delta I_{L(pp)} = \frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{V_{IN(max)} \times f_{sw} \times L}$$
 Eq. 4

The peak inductor current is equal to the average output current plus one half of the peak-to-peak inductor current ripple.

$$I_{L(pk)} = I_{OUT(max)} + 0.5 \times \Delta I_{L(pp)}$$
 Eq. 5

The RMS inductor current is used to calculate the  $I^2R$  losses in the inductor.

$$I_{L(RMS)} = \sqrt{I_{OUT(max)}^{2} + \frac{\Delta I_{L(PP)}^{2}}{12}} Eq.6$$

The proper selection of core material and minimizing the winding resistance is required to maximize efficiency. The high-frequency operation of the MIC24053 requires the use of ferrite materials for all but the most costsensitive applications. Lower-cost iron powder cores may be used, but the increase in core loss will reduce the efficiency of the power supply. This is especially noticeable at low output power. The winding resistance decreases efficiency at the higher output current levels. The winding resistance must be minimized although this usually comes at the expense of a larger inductor. The power dissipated in the inductor is equal to the sum of the core and copper losses. At higher output loads, the core losses are usually insignificant and can be ignored. At lower output currents, the core losses can be a significant contributor. Core loss information is usually available from the magnetics vendor. Copper loss in the inductor is calculated by Equation 7:

$$P_{INDUCTOR(Cu)} = I_{L(RMS)}^{2} \times R_{WINDING}$$
 Eq. 7

The resistance of the copper wire,  $R_{WINDING}$ , increases with the temperature. The value of the winding resistance used should be at the operating temperature.

$$P_{\text{WINDING(Ht)}} = R_{\text{WINDING(20^{\circ}C)}} \times (1 + 0.0042 \times (T_{\text{H}} - T_{20^{\circ}C}))$$
Eq. 8

where:

 $T_H$  = temperature of wire under full load

 $T_{20^{\circ}C}$  = ambient temperature

 $R_{WINDING(20^{\circ}C)}$  = room temperature winding resistance (usually specified by the manufacturer)

#### **Output Capacitor Selection**

The type of the output capacitor is usually determined by its equivalent series resistance (ESR). Voltage and RMS current capability are two other important factors for selecting the output capacitor. Recommended capacitor types are ceramic, low-ESR aluminum electrolytic, OS-CON, and POSCAP. The output capacitor's ESR is usually the main cause of the output ripple. It also affects the stability of the control loop. The maximum value of ESR is calculated by Equation 9:

$$\mathsf{ESR}_{\mathsf{C}_{\mathsf{OUT}}} \le \frac{\Delta \mathsf{V}_{\mathsf{OUT}(\mathsf{pp})}}{\Delta \mathsf{I}_{\mathsf{L}(\mathsf{PP})}}$$
 Eq. 9

where:

 $\Delta V_{OUT(pp)}$  = peak-to-peak output voltage ripple

 $\Delta I_{L(PP)}$  = peak-to-peak inductor current ripple

The total output ripple is a combination of the ESR and output capacitance. The total ripple is calculated in Equation 10:

$$\Delta V_{OUT(pp)} = \sqrt{\left(\frac{\Delta I_{L(PP)}}{C_{OUT} \times f_{SW} \times 8}\right)^2 + \left(\Delta I_{L(PP)} \times \text{ESR}_{C_{OUT}}\right)^2}$$
Eq. 10

where:

D = duty cycle

C<sub>OUT</sub> = output capacitance value

#### f<sub>SW</sub> = switching frequency

As described in the Theory of Operation subsection in the Functional Description section, the MIC24053 requires at least 20mV peak-to-peak ripple at the FB pin to make the  $g_m$  amplifier and the error comparator behave properly. Also, the output voltage ripple should be in phase with the inductor current. Therefore, the output voltage ripple caused by the output capacitors' value should be much smaller than the ripple caused by the output capacitor ESR. If low-ESR capacitors, such as ceramic capacitors, are used for the output capacitors, a ripple injection method should be applied to provide enough feedback voltage ripple. Please refer to the Ripple Injection subsection for more details.

The voltage rating of the capacitor should be twice the output voltage for a tantalum and 20% greater for aluminum electrolytic or OS-CON. The output capacitor RMS current is calculated in Equation 11:

$$I_{C_{OUT}(RMS)} = \frac{\Delta I_{L(PP)}}{\sqrt{12}}$$
 Eq. 11

The power dissipated in the output capacitor is:

$$P_{DISS(C_{OUT})} = I_{C_{OUT}(RMS)}^2 \times ESR_{C_{OUT}}$$
 Eq. 12

#### **Input Capacitor Selection**

The input capacitor for the power stage input  $(V_{IN})$  should be selected for ripple current rating and voltage rating. Tantalum input capacitors may fail when subjected to high inrush currents, caused by turning on the input supply. A tantalum input capacitor's voltage rating should be at least two times the maximum input voltage to maximize reliability. Aluminum electrolytic, OS-CON, and multilayer polymer film capacitors can handle the higher inrush currents without voltage derating. The input voltage ripple primarily depends on the input capacitor's ESR. The peak input current is equal to the peak inductor current, so:

$$\Delta V_{\rm IN} = I_{\rm L(pk)} \times \rm ESR_{\rm CIN} \qquad Eq. 13$$

The input capacitor must be rated for the input current ripple. The RMS value of the input capacitor current is determined at the maximum output current. Assuming the peak-to-peak inductor current ripple is low:

$$I_{CIN(RMS)} \approx I_{OUT(max)} \times \sqrt{D \times (1-D)}$$
 Eq. 14

The power dissipated in the input capacitor is:

$$P_{DISS(CIN)} = I_{CIN(RMS)}^2 \times ESR_{CIN}$$
 Eq. 15

#### **Ripple Injection**

The V<sub>FB</sub> ripple required for proper operation of the MIC24053 g<sub>m</sub> amplifier and error comparator is 20mV to 100mV. However, the output voltage ripple is generally designed as 1% to 2% of the output voltage. For a low output voltage, such as 1V, the output voltage ripple is only 10mV to 20mV, and the feedback voltage ripple is less than 20mV. If the feedback voltage ripple is so small that the g<sub>m</sub> amplifier and error comparator cannot sense it, then the MIC24053 will lose control and the output voltage is not regulated. To have some amount of V<sub>FB</sub> ripple, a ripple injection method is applied for low output voltage ripple applications.

The applications are divided into three situations according to the amount of the feedback voltage ripple:

# 1. Enough ripple at the feedback voltage due to the large ESR of the output capacitors.

As shown in Figure 5, the converter is stable without any ripple injection. The feedback voltage ripple is:

$$\Delta V_{FB(pp)} = \frac{R2}{R1 + R2} \times ESR_{C_{OUT}} \times \Delta I_{L(pp)}$$
 Eq. 16

where  $\Delta I_{L(pp)}$  is the peak-to-peak value of the inductor current ripple.

# 2. Inadequate ripple at the feedback voltage due to the small ESR of the output capacitors.

The output voltage ripple is fed into the FB pin through a feedforward capacitor ( $C_{\rm ff}$ ) in this situation, as shown in Figure 6. The typical  $C_{\rm ff}$  value is between 1nF and 100nF. With the feedforward capacitor, the feedback voltage ripple is very close to the output voltage ripple:

$$\Delta V_{FB(pp)} \approx \text{ESR} \times \Delta I_{L(pp)} \mbox{ Eq. 17}$$

3. Virtually no ripple at the FB pin voltage due to the very-low ESR of the output capacitors.




Figure 5. Enough Ripple at FB




Figure 6. Inadequate Ripple at FB




Figure 7. Invisible Ripple at FB

In this situation, the output voltage ripple is less than 20mV. Therefore, additional ripple is injected into the FB pin from the switching node (SW) using a resistor ( $R_{inj}$ ) and a capacitor ( $C_{inj}$ ), as shown in Figure 7. The injected ripple is:

$$\Delta V_{FB(pp)} = V_{IN} \times K_{div} \times D \times (1 - D) \times \frac{1}{f_{SW} \times \tau} \qquad \text{Eq. 18}$$

$$K_{div} = \frac{R1//R2}{R_{inj} + R1//R2}$$
 Eq. 19

where:

 $V_{IN}$  = power stage input voltage D = duty cycle  $f_{SW}$  = switching frequency  $\tau$  = (R1//R2//R<sub>ini</sub>) × C<sub>ff</sub>

In Equations 18 and 19, it is assumed that the time constant associated with  $C_{\rm ff}$  must be much greater than the switching period:

$$\frac{1}{f_{SW} \times \tau} = \frac{T}{\tau} << 1$$
 Eq. 20

If the voltage divider resistors (R1 and R2) are in the  $k\Omega$  range, a  $C_{\rm ff}$  of 1nF to 100nF can easily satisfy the large time constant requirement. Also, a 100nF injection capacitor ( $C_{\rm inj}$ ) is used in order to be considered as short for a wide range of the frequencies.

The process of sizing the ripple injection resistor and capacitors is:

**Step 1.** Select  $C_{\rm ff}$  to feed all output ripples into the feedback pin and make sure the large time constant assumption is satisfied. Typical choice of  $C_{\rm ff}$  is 1nF to 100nF if R1 and R2 are in the k $\Omega$  range.

*Step 2.* Select R<sub>inj</sub> according to the expected feedback voltage ripple using Equation 19:

$$K_{div} = \frac{\Delta V_{FB(pp)}}{V_{IN}} \times \frac{f_{SW} \times \tau}{D \times (1-D)}$$
 Eq. 21

Then the value of R<sub>ini</sub> is calculated as:

$$R_{inj} = (R1//R2) \times (\frac{1}{K_{div}} - 1)$$
 Eq. 22

**Step 3.** Select  $C_{inj}$  as 100nF, which could be considered as short for a wide range of the frequencies.

#### **Setting Output Voltage**

The MIC24053 requires two resistors to set the output voltage as shown in Figure 8.

The output voltage is determined by Equation 23:

$$V_{OUT} = V_{FB} \times (1 + \frac{R1}{R2})$$
 Eq. 23

where  $V_{FB} = 0.8V$ .

A typical value of R1 can be between  $3k\Omega$  and  $10k\Omega$ . If R1 is too large, it may allow noise to be introduced into the voltage feedback loop. If R1 is too small, it will decrease the efficiency of the power supply, especially at light loads. Once R1 is selected, R2 can be calculated using:

$$R2 = \frac{V_{FB} \times R1}{V_{OUT} - V_{FB}}$$
 Eq. 24




Figure 8. Voltage-Divider Configuration

In addition to the external ripple injection added at the FB pin, internal ripple injection is added at the inverting input of the comparator inside the MIC24053, as shown in Figure 9. The inverting input voltage (V<sub>INJ</sub>) is clamped to 1.2V. As V<sub>OUT</sub> increases, the swing of V<sub>INJ</sub> is clamped. The clamped V<sub>INJ</sub> reduces the line regulation because it is reflected as a DC error on the FB terminal. Therefore, the maximum output voltage of the MIC24053 should be limited to 5.5V to avoid this problem.




Figure 9. Internal Ripple Injection

#### **Thermal Measurements**

It is a good idea to measure the IC's case temperature to make sure it is within its operating limits. Although this might seem like a very elementary task, it is easy to get false results. The most common mistake is to use the standard thermal couple that comes with a thermal meter. This thermal couple wire gauge is large, typically 22 gauge, and behaves like a heatsink, resulting in a lower case measurement.

Two methods of temperature measurement are to use a smaller thermal couple wire or an infrared thermometer. If a thermal couple wire is used, it must be constructed of 36 gauge wire, or higher (smaller wire size), to minimize the wire heatsinking effect. In addition, the thermal couple tip must be covered in either thermal grease or thermal glue to make sure that the thermal couple junction is making good contact with the case of the IC. Omega brand thermal couple (5SC-TT-K-36-36) is adequate for most applications.

Wherever possible, an infrared thermometer is recommended. The measurement spot size of most infrared thermometers is too large for an accurate reading on small form factor ICs. However, an IR thermometer from Optris has a 1mm spot size, which makes it a good choice for measuring the hottest point on the case. An optional stand makes it easy to hold the beam on the IC for long periods of time.

### PCB Layout Guidelines

# NOTE: To minimize EMI and output noise, follow these layout recommendations.

PCB layout is critical to achieve reliable, stable, and efficient performance. A ground plane is required to control EMI and minimize the inductance in power, signal, and return paths.

Follow these guidelines to ensure proper MIC24053 regulator operation:

#### IC

- A 2.2µF ceramic capacitor, which is connected to the PVDD pin, must be located right at the IC. The PVDD pin is very noise sensitive and placement of the capacitor is critical. Use wide traces to connect to the PVDD and PGND pins.
- A 1µF ceramic capacitor must be placed right between VDD and the signal ground (SGND). SGND must be connected directly to the ground planes. Do not route the SGND pin to the PGND Pad on the top layer.
- Place the IC close to the point-of-load (POL).
- Use fat traces to route the input and output power lines.
- Keep signal and power grounds separate and connected at only one location.

#### **Input Capacitor**

- Place the input capacitor next.
- Place the input capacitors on the same side of the board and as close to the IC as possible.
- Keep both the PVIN pin and PGND connections short.
- Place several vias to the ground plane close to the input capacitor ground terminal.
- Use either X7R or X5R dielectric input capacitors. Do not use Y5V or Z5U type capacitors.
- Do not replace the ceramic input capacitor with any other type of capacitor. Any type of capacitor can be placed in parallel with the input capacitor.
- If a Tantalum input capacitor is placed in parallel with the input capacitor, it must be recommended for switching regulator applications and the operating voltage must be derated by 50%.
- In "Hot-Plug" applications, a Tantalum or Electrolytic bypass capacitor must be used to limit the overvoltage spike seen on the input supply when power is suddenly applied.

#### Inductor

- Keep the inductor connection to the switch node (SW) short.
- Do not route any digital lines underneath or close to the inductor.
- Keep the switch node (SW) away from the feedback (FB) pin.
- Connect the CS pin directly to the SW pin to accurately sense the voltage across the low-side MOSFET.
- To minimize noise, place a ground plane underneath the inductor.
- The inductor can be placed on the opposite side of the PCB with respect to the IC. It does not matter whether the IC or inductor is on the top or bottom as long as there is enough air flow to keep the power components within their temperature limits. The input and output capacitors must be placed on the same side of the board as the IC.


#### **Output Capacitor**


- Use a wide trace to connect the output capacitor ground terminal to the input capacitor ground terminal.
- Phase margin changes as the output capacitor value and ESR changes. Contact the factory if the output capacitor is different from what is shown in the BOM.
- The feedback trace should be separate from the power trace and connected as near as possible to the output capacitor. Sensing a long high current load trace can degrade the DC load regulation.

#### **Optional RC Snubber**


• Place the RC snubber on either side of the board and as close to the SW pin as possible.

## **Evaluation Board Schematic**





# **Evaluation Board Schematic (Continued)**





## **Bill of Materials**

ltem	Part Number	Manufacturer	Description	Qty.	
C1	Open				
C2, C3	12103C475KAT2A	AVX <sup>(1)</sup>			
	GRM32DR71E475KA61K	Murata <sup>(2)</sup>	4.7μF Ceramic Capacitor, X7R, Size 1210, 25V	2	
	C3225X7R1E475K	TDK <sup>(3)</sup>			
C13, C15	Open				
	12106D107MAT2A	AVX			
C4, C5	GRM32ER60J107ME20L	Murata	100µF Ceramic Capacitor, X5R, Size 1210, 6.3V	2	
	C3225X5R0J107M	TDK			
	06035C104KAT2A	AVX			
C6, C7, C10	GRM188R71H104KA93D	Murata	0.1µF Ceramic Capacitor, X7R, Size 0603, 50V	3	
	C1608X7R1H104K	TDK			
	0603ZC105KAT2A	AVX			
C8	GRM188R71A105KA61D	Murata	1.0μF Ceramic Capacitor, X7R, Size 0603, 10V	1	
	C1608X7R1A105K	TDK			
	0603ZD225KAT2A	AVX			
C9	GRM188R61A225KE34D	Murata	2.2µF Ceramic Capacitor, X5R, Size 0603, 10V		
	C1608X5R1A225K	TDK			
	06035C472KAZ2A	AVX			
C12	GRM188R71H472K	Murata	4.7nF Ceramic Capacitor, X7R, Size 0603, 50V	1	
	C1608X7R1H472K	TDK			
C14	B41851F7227M	EPCOS <sup>(4)</sup>	220µF Aluminum Capacitor, 35V	1	
C11, C16	Open				
	SD103AWS	MCC <sup>(5)</sup>	40V, 350mA Schottky Diode. SOD323		
D1	SD103AWS-7	Diodes Inc <sup>(6)</sup>			
	SD103AWS	Vishay <sup>(7)</sup>			
L1	HCF1305-2R2-R	Cooper Bussmann <sup>(8)</sup>	2.2µH Inductor, 15A Saturation Current	1	
R1	CRCW06032R21FKEA	Vishay Dale	2.21Ω Resistor, Size 0603, 1%	1	
R2	CRCW06032R00FKEA	Vishay Dale	2.00Ω Resistor, Size 0603, 1%	1	
R3	CRCW060319K6FKEA	Vishay Dale	19.6kΩ Resistor, Size 0603, 1%	1	
R4	CRCW06032K49FKEA	Vishay Dale	2.49kΩ Resistor, Size 0603, 1%	1	
R5	CRCW060320K0FKEA	Vishay Dale	20.0kΩ Resistor, Size 0603, 1%	1	
R6, R14, R17	CRCW060310K0FKEA	Vishay Dale	10.0kΩ Resistor, Size 0603, 1%	3	
R7	CRCW06034K99FKEA	Vishay Dale	4.99kΩ Resistor, Size 0603, 1%	1	
R8	CRCW06032K87FKEA	Vishay Dale	2.87kΩ Resistor, Size 0603, 1%	1	
R9	CRCW06032K006FKEA	Vishay Dale	2.00kΩ Resistor, Size 0603, 1%	1	
R10	CRCW06031K18FKEA	Vishay Dale	1.18kΩ Resistor, Size 0603, 1%	1	
R11	CRCW0603806RFKEA	Vishay Dale	806Ω Resistor, Size 0603, 1%	1	
R12	CRCW0603475RFKEA	Vishay Dale	475Ω Resistor, Size 0603, 1%	1	

## **Bill of Materials (Continued)**

Item	Part Number	Manufacturer	Description	Qty.
R13	CRCW06030000FKEA	Vishay Dale	0Ω Resistor, Size 0603, 5%	1
R15	CRCW060349R9FKEA	Vishay Dale	49.9Ω Resistor, Size 0603, 1%	1
R16, R18	CRCW06031R21FKEA	Vishay Dale	1.21Ω Resistor, Size 0603, 1%	2
R20	Open			
All Reference designators ending with "A"	Open			
U1	MIC24053YJL	Micrel. Inc. <sup>(9)</sup>	12V, 9A High-Efficiency Buck Regulator	1

Notes:

1. AVX: <u>www.avx.com</u>.

2. Murata: <u>www.murata.com</u>.

3. TDK: <u>www.tdk.com</u>.

4. EPCOS: <u>www.epcos.com</u>.

5. MCC: <u>www.mccsemi.com</u>.

6. Diode Inc.: <u>www.diodes.com</u>.

7. Vishay: <u>www.vishay.com</u>.

8. Cooper Bussmann: <u>www.cooperbussmann.com</u>.

9. Micrel, Inc.: <u>www.micrel.com</u>.

## **PCB Layout Recommendations**




Figure 12. MIC24053 Evaluation Board Top Layer




Figure 13. MIC24053 Evaluation Board Mid-Layer 1 (Ground Plane)

## **PCB Layout Recommendations (Continued)**




Figure 14. MIC24053 Evaluation Board Mid-Layer 2





Figure 15. MIC24053 Evaluation Board Bottom Layer

## Package Information<sup>(1)</sup>



#### 28-Pin 5mm × 6mm QFN (JL)

#### Note:

1. Package information is correct as of the publication date. For updates and most current information, go to <u>www.micrel.com</u>.

## MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2012 Micrel, Incorporated.